Advance Program Now Avaliable

View the Advance Program
Media Partners and Other IEEE Conferences
Media Partners and Other IEEE Conferences
Media Partners and Other IEEE Conferences
Media Partners and Other IEEE Conferences

You are here

Primer Course

Sunday, October 11th in Gallier AB

2:00 p.m. – 6:00 p.m.

Primer Course—Introduction to Si RFIC Design


Instructor:   Prof. Waleed Khalil
                  The Ohio State University                      
                  Columbus, OH

Course Objective and Description:

Silicon Radio Frequency Integrated Circuits (RFICs) are the dominant technology for wireless transceivers and sensors due to their low cost, ease of integration with digital functions, and excellent RF performance. This course is intended for semiconductor professionals of all technical backgrounds who wish to learn or refresh their understanding of the fundamentals of designing the principal circuit building blocks in radio and radar SoCs. The primer will begin with an overview of the nanoscale CMOS transistors and integrated passives from an RF perspective, analyzing key concepts in device modeling and noise behavior. This will be followed by a comparison to SiGe and  III-V transistor design. In so doing, the intent is to provide guidance on how the circuit design process differs and to enlighten attendees on subjects such as transistor sizing, proper layout practices, parasitic reduction strategies and transceiver integration. In the second part of the primer, the focus will shift to the key building blocks that make up Silicon based integrated transceivers. Among the blocks to be covered are LNAs, Mixers and VCOs. For each one, designers are confronted with a variety of different circuit topologies, each with its attendant strengths and performance metrics. Making the right choice very much depends on having an awareness of what the options are, good specmanship and how the block will affect overall transceiver performance. Finally, the course will provide examples of circuit blocks implemented in CMOS technology.

The course instructor, Dr. Waleed Khalil, is currently serving as an Associate professor at the ECE department and the ElectroScience Lab, The Ohio State University. Prior to joining Ohio State, Prof. Khalil spent 16 years at Intel Corporation where he held various technical and leadership positions in wireless and wireline communication groups. While at Intel, he established Intel's first analog device modeling methodology for mixed signal circuit design and also contributed to the development of Intel's first RF process technology. Prof. Khalil's current research areas of interest include: RF and mm-wave circuits and systems, sub-THz circuits, front-end actives and passives, high performance clocking circuits, GHz A/D and D/A circuits.

Primer Agenda:

3:00 P.M.    Introduction and Overview
3:15 P.M.    CMOS RFIC Technology Perspective: Active and Passive Device Modeling
4:30 P.M.    Coffee Break
5:00 P.M.    RF CMOS Block Level Design Fundamentals and Examples 
7:00 P.M.    Close of Primer II

Primer Course Coordinator:

Peter Zampardi
30700 Russell Ranch Road, Suite 120
Westlake Village, CA   91362
(818) 483-1557